Invited: Circuit scaling limits for ultra-large-scale integration

This report will define a hierarchy of limits governing ULSI and describe circuit performance to project minimum dimensions for NMOS transistors, polysilicon resistors and interconnections. Possible future levels of ULSI will also be assessed.