Optimal design of phased array error tolerance | IEEE Conference Publication | IEEE Xplore