Integrated Gigabit Logic -- State of the Art Assessment and Performance Projections

After an overview of a wide range of technologies featuring sub-nanosecond ring oscillator stage delays, a simple method is described to convert such data into gate delays and flipflop clock rates in larger monolithic integrated circuits. Performance and chip complexity advancement for 1980 and 1985 are projected.