RNS approach to adaptive Burg algorithm

Digital signal processing using the residue number system (RNS) is an area of renewed and growing research interest. A basic difficulty is the division required by most of the adaptive algorithms. The authors propose a method to implement a unified RNS architecture for both product and general division. The architecture of a whole RNS Burg cell and the layout of the main blocks in a 1.5 mu m p-well CMOS technology are presented. The RNS realization is compared with a classical NMOS implementation previously developed by the authors.<
>