Errata to "Analysis and Design Optimization of Domino CMOS Logic with Application to Standard Cells" | IEEE Journals & Magazine | IEEE Xplore