Capacitor-less 1-transistor DRAM

We review the current status of the 1T-DRAM development, illustrate how this concept can be extended to fully depleted (FD) SOI, and demonstrate a first circuit application. A memory circuit area reduction of 3 to 10 times can be achieved when compared to DRAM or SRAM reference circuits respectively.