High performance sub-100 nm Si thin-film transistors by Pattern-controlled crystallization of Thin channel layer and High temperature annealing | IEEE Conference Publication | IEEE Xplore