Implementation of switch network logic in SOI

Implementation of switch network logic (SNL) in silicon-on-insulator (SOI) technology is examined. The effect of substrate connection is considered in order to examine the behavior of MOSFET as a switch. A situation that causes an extremely high leakage current through the substrate is discussed. This large current through the substrate restricts the switch-level modeling for SOI MOSFETs and hence the SNL implementation. A simple procedure is presented that provides an optimized design for SOI implementation.<
>