By Topic

An All-Digital PLL Frequency Synthesizer With an Improved Phase Digitization Approach and an Optimized Frequency Calibration Technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liangge Xu ; Department of Micro- and Nanosciences, Aalto University, Espoo, Finland ; Kari Stadius ; Jussi Ryynanen


Showing 1-28 of 28 Results
  1. R. B. Staszewski , D. Leipold , K. Muhammad and P. T. Balsara, "Digitally controlled oscillator(DCO)-based architecture for RF frequency synthesis in a deep-submicrometerCMOS process", IEEE Trans. Circuits Syst. II, vol. 50, no. 11, pp. 815-828, 2003
  2. R. B. Staszewski , J. L. Wallberg , S. Rezeq , C.-M. Hung , O. E. Eliezer , S. K. Vemulapalli , C. Fernando , K. Maggio , R. Staszewski , N. Barton , M.-C. Lee , P. Cruise , M. Entezari , K. Muhammad and D. Leipold, "All-digital PLL and transmitter for mobilephone", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2469-2482, 2005
  3. R. B. Staszewski and P. T. Balsara, "Phase-domain all-digital phase-lockedloop", IEEE Trans. Circuits Syst. II, vol. 52, no. 3, pp. 159-163, 2005
  4. M. Lee , M. E. Heidari and A. A. Abidi, "A low-noise wideband digital phase-lockedloop based on a coarse-fine time-to-digital converter with subpicosecond resolution", IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2808-2816, 2009
  5. E. Temporiti , C. Weltin-Wu , D. Baldi , R. Tonietto and F. Svelto, "A 3 GHz fractional all-digital PLL witha 1.8 MHz bandwidth implementing spur reduction techniques", IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 824-834, 2009
  6. L. Xu , S. Lindfors , K. Stadius and J. Ryynänen, "A 2.4-GHz low-power all-digital phase-lockedloop", IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1513-1521, 2010
  7. M. Zanuso , S. Levantino , D. Tasca , D. Raiteri , C. Samori and A. Lacaita, "A glitch-corrector circuit for low-spurADPLLs", Proc. Int. Conf. Electron., Circuits,Syst., pp. 595-598, 2009
  8. R. Ginosar, "Fourteen ways to fool yoursynchronizer", Proc. IEEE Int. Symp. Asynch.Circuits Syst., pp. 89-96, 2003
  9. K. Waheed , R. B. Staszewski and J. Wallberg, "Injection spurs due to referencefrequency retiming by a channel dependent clock at the ADPLL RF output andits mitigation", Proc. Int. Symp. Circuits Syst., pp. 3291-3294, 2007
  10. S. Mendel , C. Vogel and N. Da Dalt, "A phase-domain all-digital phase-lockedloop architecture without reference clock retiming", IEEETrans. Circuits Syst. II, vol. 56, no. 11, pp. 860-864, 2009
  11. A. Omondi and B. Premkumar, Residue Number Systems: Theoryand Implementation, 2007, Imperial College Press [CrossRef] 
  12. T.-H. Lin and Y.-J. Lai, "An agile VCO frequency calibrationtechnique for a 10-GHz CMOS PLL", IEEE J. Solid-StateCircuits, vol. 42, no. 2, pp. 340-349, 2007
  13. J. Lee , K. Kim , J. Lee , T. Jang and S. Cho, "A 480-MHz to 1-GHz sub-picosecondclock generator with a fast and accurate automatic frequency calibration in0.13-$\mu$mCMOS", Proc. IEEE Asian Solid-State CircuitsConf., pp. 67-70, 2007
  14. J. Shin and H. Shin, "A fast and high-precision VCO frequencycalibration technique for wideband $\Delta\Sigma$ fractional-N frequency synthesizers", IEEETrans. Circuits Syst. I, vol. 57, no. 7, pp. 1573-1582, 2010
  15. J. Dunning , G. Garcia , J. Lundberg and E. Nuckolls, "An all-digital phase-lockedloop with 50-cycle lock time suitable for high-performance microprocessors", IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 412-422, 1995
  16. T.-D. Chiueh , J.-B. Yang and J.-S. Wu, "Design and implementation of a low-voltagefast-switching mixed-signal-controlled frequency synthesizer", IEEE Trans. Circuits Syst. II, vol. 48, no. 10, pp. 961-971, 2001
  17. H. I. Lee , J.-K. Cho , K.-S. Lee , I.-C. Hwang , T.-W. Ahn , K.-S. Nah and B.-H. Park, "A $\Sigma - \Delta$ fractional-n frequencysynthesizer using a wide-band integrated VCO and a fast AFC technique forGSM/GPRS/WCDMA applications", IEEE J. Solid-StateCircuits, vol. 39, no. 7, pp. 1164-1169, 2004
  18. L. Lu , Z. Gong , Y. Liao , H. Min and Z. Tang, "A 975-to-1960 MHz fast-lockingfractional-N synthesizer with adaptive bandwidth control and 4/4.5 prescalerfor digital TV tuners", Proc. IEEE Int. Solid-StateCircuits Conf., Dig. Tech. Papers, pp. 396-397, 397a, 2009
  19. L. Xu , K. Stadius and J. Ryynänen, "A low-power wide-band digital frequencysynthesizer for cognitive radio sensor units", Proc.Eur. Solid-State Circuits Conf., pp. 184-187, 2009
  20. R. B. Staszewski , G. Shriki and P. T. Balsara, "All-digital PLL with ultrafast acquisition", Proc. IEEE Asian Solid-StateCircuits Conf., pp. 289-292, 2005
  21. R. B. Staszewski and P. T. Balsara, "All-digital PLL with ultrafast settling", IEEE Trans. Circuits Syst. II, vol. 54, no. 2, pp. 181-185, 2007
  22. S.-Y. Yang , W.-Z. Chen and T.-Y. Lu, "A 7.1 mW, 10 GHz all digital frequency synthesizerwith dynamically reconfigured digital loop filter in 90 nm CMOS technology", IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 578-586, 2010
  23. W. Zhang , X. Dai , J. Jin and J. Zhou, "A novel fast-settling ADPLL architecture with frequencytuning word presetting and calibration", Proc.Int. Conf. ASIC, pp. 1161-1164, 2009
  24. C.-T. Wu , W.-C. Shen , W. Wang and A.-Y. Wu, "A two-cycle lock-in time ADPLL design based on a frequencyestimation algorithm", IEEE Trans. CircuitsSyst. II, vol. 57, no. 6, pp. 430-434, 2010
  25. P. Madoglio , M. Zanuso , S. Levantino , C. Samori and A. L. Lacaita, "Quantization effects in all-digitalphase-locked loops", IEEE Trans. Circuits Syst.II, vol. 54, no. 12, pp. 1120-1124, 2007
  26. W.-H. Chiu , Y.-H. Huang and T.-H. Lin, "A dynamic phase error compensationtechnique for fast-locking phase-locked loops", IEEEJ. Solid-State Circuits, vol. 45, no. 6, pp. 1137-1149, 2010
  27. W. Khalil , S. Shashidharan , T. Copani , S. Chakraborty , S. Kiaei and B. Bakkaloglu, "A 700-$\mu$A 405-MHz all-digital fractional-N frequency-lockedloop for ISM band applications", IEEE Trans.Microw. Theory Tech., vol. 59, no. 5, pp. 1319-1326, 2011
  28. C.-C. Hung and S.-I. Liu, "A 40-GHz fast-locked all-digitalphase-locked loop using a modified bang-bang algorithm", IEEE Trans. Circuits Syst. II, vol. 58, no. 6, pp. 321-325, 2011