By Topic

Process limitation and device design tradeoffs of self-aligned TiSi/sub 2/ junction formation in submicrometer CMOS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
Lu, C.-Y. ; ERSO/ITRI, Hsin-Chu, Taiwan ; Sung, J.J. ; Liu, R. ; Tsai, N.-S.
more authors