By Topic

Timing aware partitioning for multi-FPGA based logic simulation using top-down selective hierarchy flattening

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Subramanian Poothamkurissi Swaminathan ; Department of ECE, Texas A&M University, College Station TX 77843 ; Pey-Chang Kent Lin ; Sunil P. Khatri