By Topic

Efficient and low-latency systolic array architecture for full searches in block-matching motion estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
Zhang, Wujian ; Institute of Microelectronics, Tsinghua University, Beijing 100084, China ; Qiu, Xiaohai ; Zhou, Runde ; Chen, Hongyi
more authors