Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A performance-driven logic emulation system: FPGA network design and performance-driven partitioning

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Chunghee Kim ; Dept. of Eleectron. Eng., Han Yang Univ., Seoul, South Korea ; Hyunchul Shin