By Topic

Low-power on-chip bus architecture using dynamic relative delays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Ghoneima, M. ; Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA ; Ismail, Y.