Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Efficient hardware controller synthesis for synchronous dataflow graph in system level design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Hyunuk Jung ; Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ., South Korea ; Kangnyoung Lee ; Soonhoi Ha