Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Achieving power efficiency through minimum cycle time in digital signal processor design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
1 Author(s)
Olivieri, N. ; Dept. of Electron. Eng., Rome Univ., Italy


Olivieri, N.
Dept. of Electron. Eng., Rome Univ., Italy