By Topic

FPGA based memory efficient high resolution stereo vision system for video tolling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
8 Author(s)
Yi Shan ; Dept. of Electron. Eng., Tsinghua Univ., Beijing, China ; Zilong Wang ; Wenqiang Wang ; Yuchen Hao
more authors

Author(s)

Yi Shan
Dept. of Electron. Eng., Tsinghua Univ., Beijing, China
Zilong Wang ; Wenqiang Wang ; Yuchen Hao ; Yu Wang ; Kuenhung Tsoi ; Luk, W. ; Huazhong Yang