By Topic

Design and Implementation of Block-Based Partitioning for Parallel Flip-Chip Power-Grid Analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chun-Jen Wei ; Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan ; Howard Chen ; Sao-Jie Chen

Author(s)

Chun-Jen Wei
Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan
Howard Chen ; Sao-Jie Chen