By Topic

A high parallel macro block level layered LDPC decoding architecture based on dedicated matrix reordering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Qian Xie ; The Graduate School of Information, Production and Systems, Waseda University, Kitakyushu, Fukuoka, Japan ; Qian He ; Xiao Peng ; Ying Cui
more authors

Author(s)

Qian Xie
The Graduate School of Information, Production and Systems, Waseda University, Kitakyushu, Fukuoka, Japan
Qian He ; Xiao Peng ; Ying Cui ; Zhixiang Chen ; Dajiang Zhou ; Satoshi Goto