Cart (Loading....) | Create Account
Close category search window
 

Efficient and low-latency systolic array architecture for full searches in block-matching motion estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
Zhang, Wujian ; Institute of Microelectronics, Tsinghua University, Beijing 100084, China ; Qiu, Xiaohai ; Zhou, Runde ; Chen, Hongyi
more authors

Author(s)

Zhang, Wujian
Institute of Microelectronics, Tsinghua University, Beijing 100084, China
Qiu, Xiaohai ; Zhou, Runde ; Chen, Hongyi ; Toshio, Kondo ; Takayoshi, Nakashima ; Tsunehacbi, Ishitani

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.