This paper presents the design flow of a product line of backend video processors for digital television (DTV). Hardware software co-design based on a homogeneous algorithmic model is central to this flow. The co-design process is conservatively based on widely used stable languages. Business and operational constraints motivate this choice. The design flow has been successfully applied to three generations of video processors.