By Topic

A Pipeline VLSI Architecture for High-Speed Computation of the 1-D Discrete Wavelet Transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chengjun Zhang ; Center for Signal Processing and Communications, Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada ; Chunyan Wang ; M. Omair Ahmad

Author(s)

Chengjun Zhang
Center for Signal Processing and Communications, Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada
Chunyan Wang ; M. Omair Ahmad