A self-isolation scheme is proposed for fabricating transistors in semiconductor integrated circuits. Such integrated circuits with double-diffused transistors require three diffusions and one epitaxial layer in the proposed process. Since no isolation or reach-through diffusions are involved, this technique could reduce the area of a memory or logic cell by 50% or more.
Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.