Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Impact of Gate Leakage on Performances of Phase-Locked Loop Circuit in Nanoscale CMOS Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Jung-Sheng Chen ; Power Conversion Taiwan, Fairchild Semicond. Corp., Hsinchu, Taiwan ; Ming-Dou Ker

Author(s)

Jung-Sheng Chen
Power Conversion Taiwan, Fairchild Semicond. Corp., Hsinchu, Taiwan
Ming-Dou Ker