Skip to Main Content
| Create Account
| Sign In
IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards,
eBooks, and eLearning courses.
Learn more about:
IEEE Xplore subscriptions
Your organization might have access to this article on the publisher's site. To check,
click on this link:http://dx.doi.org/+10.1116/1.1479362
A sophisticated three-dimensional (3D) interconnection structure for ultracompact 3D monolithic microwave integrated circuits (MMICs) has been successfully fabricated by using inductively coupled-plasma etching with a double-layer mask consisting of WSi covered with a Si-containing photoresist. The developed etching method enables us to form via holes to any levels of interconnection simultaneously. The field-effect transistor (FET) parameters change little when the 10-μm-thick polyimide layer is stacked on metal–semiconductor FETs. A unique inductor with a vertical structure is also fabricated by this new etching method. This method will thus result in smaller chip area, higher performance, and greater design flexibility in MMICs. © 2002 American Vacuum Society.
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
Date of Publication:
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.