Skip to Main Content
IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards,
eBooks, and eLearning courses.
Learn more about:
IEEE Xplore subscriptions
Your organization might have access to this article on the publisher's site. To check,
click on this link:http://dx.doi.org/+10.1116/1.588208
The sidewall defects in selective epitaxial growth (SEG) of silicon were characterized and the nature of these defects was investigated. Electrical characterization of the sidewall defects was performed using diodes fabricated in structures using the SEG of silicon and chemical‐mechanical polishing. Diodes were fabricated with various perimeter to area ratios to extract the bulk and sidewall saturation current densities and ideality factors in as‐grown SEG diodes and reoxidized sidewall SEG diodes. Transmission electron microscopy was used to show that nitrogen annealing of the sample with the sidewall oxide removed exhibited a dramatic decrease in the sidewall defects as compared to the sample with the sidewall oxide present during the anneal. The generation of the defects was attributed to stress due to the mismatch in thermal expansion coefficients of oxide and silicon and a model describing the generation of these defects was formulated and described. © 1995 American Vacuum Society
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.