By Topic

A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Kingshuk Karuri ; Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen ; Anupam Chattopadhyay ; Xiaolin Chen ; David Kammler
more authors

Author(s)

Kingshuk Karuri
Inst. for Integrated Signal Process. Syst. (ISS), RWTH Aachen Univ., Aachen
Anupam Chattopadhyay ; Xiaolin Chen ; David Kammler ; Ling Hao ; Rainer Leupers ; Heinrich Meyr ; Gerd Ascheid