By Topic

A Fractional-N PLL for Digital Clock Generation With an FIR-Embedded Frequency Divider

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Baoyong Chi ; Inst. of Microelectron., Tsinghua Univ., Beijing ; Xueyi Yu ; Woogeun Rhee ; Zhihua Wang

Author(s)

Baoyong Chi
Inst. of Microelectron., Tsinghua Univ., Beijing
Xueyi Yu ; Woogeun Rhee ; Zhihua Wang