By Topic

A 0.8- mu m CMOS technology for high-performance ASIC memory and channelless gate array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fu-Tai Liou ; SGS Thomson Microelectron., Carrollton, TX, USA ; Han, Y.-P. ; Bryant, F.R. ; Zamanian, M.

Author(s)

Fu-Tai Liou
SGS Thomson Microelectron., Carrollton, TX, USA
Han, Y.-P. ; Bryant, F.R. ; Zamanian, M.