By Topic

An 8-bit 200 MS/s CMOS folding/interpolating ADC with a reduced number of preamplifiers using an averaging technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Seung-Chan Heo ; Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol., South Korea ; Young-Chan Jang ; Sang-Hune Park ; Hong-June Park

Author(s)

Seung-Chan Heo
Dept. of Electr. Eng., Pohang Univ. of Sci. & Technol., South Korea
Young-Chan Jang ; Sang-Hune Park ; Hong-June Park