Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

On-chip interconnect modeling by wire duplication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Guoan Zhong ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; Cheng-Kok Koh ; Roy, K.

Author(s)

Guoan Zhong
Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA
Cheng-Kok Koh ; Roy, K.