Welcome to IEEE Xplore 2.0: A 1.0-GHz single-issue 64-bit powerPC integer processor

Cart | Sitemap | Help

Abstract


	BROWSE	SEARCH	IEEE XPLORE GUIDE	SUPPORT

View TOC

A 1.0-GHz single-issue 64-bit powerPC integer processor

Silberman, J. Aoki, N. Boerstler, D. Burns, J.L. Sang Dhong Essbaum, A. Ghoshal, U. Heidel, D. Hofstee, P. Kyung Tek Lee Meltzer, D. Hung Ngo Nowka, K. Posluszny, S. Takahashi, O. Vo, I. Zoric, B.
IBM Thomas J. Watson Res. Center, Yorktown Heights, NY;

This paper appears in: Solid-State Circuits, IEEE Journal of
Publication Date: Nov 1998
Volume: 33, Issue: 11
On page(s): 1600-1608
ISSN: 0018-9200
References Cited: 14
CODEN: IJSCBC
INSPEC Accession Number: 6087310
Digital Object Identifier: 10.1109/4.726542
Posted online: 2002-08-06 22:15:29.0

Abstract
The organization and circuit design of a 1.0 GHz integer processor built in 0.25 μm CMOS technology are presented, a microarchitecture emphasizing parallel computation with a single late select per cycle, structured control logic implemented by read-only-memories and programmable logic arrays, and a delayed reset dynamic circuit style enabling complex functions to be implemented in a few levels of logic are among the key design choices described. A means for at-speed scan testing of this high-frequency processor by a low-speed tester is also presented

Index Terms
Available to subscribers and IEEE members.

References
Available to subscribers and IEEE members.

Citing Documents
Available to subscribers and IEEE members.