IEEE Computer Architecture Letters covers areas of uni- and multiprocessor computer systems, computer architecture, microarchitecture, workload characterization, performance evaluation and simulation techniques, and power-aware computing.
Latest Published Articles
-
Including Variability in Large-Scale Cluster Power Models
Dec-13 2012 -
The Need for Power Debugging in the Multi-Core Environment
Dec-10 2012 -
Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management
Dec-10 2012 -
MultiAmdahl: How Should I Divide My Heterogenous Chip?
Dec-10 2012 -
Decoupling Datacenter Storage Studies from Access to Large-Scale Applications
Dec-10 2012
Popular Articles
-
DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function
Dec-10 2012 -
DCC: A Dependable Cache Coherence Multicore Architecture
Jun-16 2011 -
Instruction Shuffle: Achieving MIMD-like Performance on SIMD Architectures
Dec-10 2012 -
B-Fetch: Branch Prediction Directed Prefetching for In-Order Processors
Dec-10 2012 -
The Need for Power Debugging in the Multi-Core Environment
Dec-10 2012
Publish in this Journal
Meet Our Editors
Editor-in-Chief
Kevin Skadron
Department of Computer Science
School of Engineering and Applied Science
University of Virginia
Popular Articles (March 2013)
Includes the top 25 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.Society Sponsor
-
-
-
-
-
-
-
7. Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management
|
PDF (143 KB)
-
-
9. A Hybrid PRAM and STT-RAM Cache Architecture for Extending the Lifetime of PRAM Caches
|
PDF (5262 KB)
-
10. Heterogeneity in “Homogeneous” Warehouse-Scale Computers: A Performance Opportunity
|
PDF (145 KB)
-
-
-
-
14. Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs
|
PDF (119 KB)
-
-
16. An Overview of Static Pipelining
|
PDF (145 KB)
-
17. Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units
|
PDF (168 KB)
-
-
-
-
-
22. High Performance, Energy Efficient Chipkill Correct Memory with Multidimensional Parity
|
PDF (5568 KB)
-
23. An XML-Based ADL Framework for Automatic Generation of Multithreaded Computer Architecture Simulators
|
PDF (106 KB)
-
-
Aims & Scope
IEEE Computer Architecture Letters covers areas of uni- and multiprocessor computer systems, computer architecture, microarchitecture, workload characterization, performance evaluation and simulation techniques, and power-aware computing.
Meet Our Editors
Editor-in-Chief
Kevin Skadron
Department of Computer Science
School of Engineering and Applied Science
University of Virginia
Further Links
IEEE Computer Architecture Letters covers areas of uni- and multiprocessor computer systems, computer architecture, microarchitecture, workload characterization, performance evaluation and simulation techniques, and power-aware computing.
Aims & Scope
IEEE Computer Architecture Letters is a rigorously peer-reviewed forum for publishing early, high-impact results in the areas of uni- and multiprocessor computer systems, computer architecture, microarchitecture, workload characterization, performance evaluation and simulation techniques, and power-aware computing.
Persistent Link: http://ieeexplore.ieee.org/servlet/opac?punumber=10208 More »
Frequency: 2
ISSN: 1556-6056
Published by:
Subjects
- Computing & Processing (Hardware/Software)
Contacts
Editor-in-Chief
Kevin Skadron
Department of Computer Science
School of Engineering and Applied Science
University of Virginia
151 Engineer's Way, PO Box 400740
Charlottesville, VA 22904-4740 22904-4740 USA
skadron@cs.virginia.edu
Phone:+1 434 982 2042
Fax:+1 434 982 2214
About this Journal
Editorial Board
Author Resources
Society Sponsor
Contacts
Editor-in-Chief
Kevin Skadron
Department of Computer Science
School of Engineering and Applied Science
University of Virginia



Cloud Computing, IEEE Transactions on
Services Computing, IEEE Transactions on
Affective Computing, IEEE Transactions on