Visualisation of partial order models in VLSI design flow | IEEE Conference Publication | IEEE Xplore