I/sub DDQ/ testing for deep-submicron ICs: challenges and solutions

The use of low-threshold devices in scaled low-voltage CMOS circuits leads to increased intrinsic leakage current. As a result, I/sub DDQ/ testing requires different techniques to remain effective.