High performance CMOS static logic circuit design

A high performance CMOS static logic implemented by a new circuit technique is presented. The gate outputs are preconditioned to minimize delay using a new clocking scheme and circuit design. The simulated CLA circuit shows that the average power-delay product is 1.62 times smaller than the static implementations for a 0.25 /spl mu/m process.