A weighted reduced connectivity matrix partitioning algorithm [VLSI design] | IEEE Conference Publication | IEEE Xplore