40 Gb/s ASIC switch design using low-jitter clock recovery | IEEE Conference Publication | IEEE Xplore