A 2 Gb/s 21 CH low-latency transceiver circuit for inter-processor communication | IEEE Conference Publication | IEEE Xplore