Impact of interconnects on the optimal power-performance tradeoff for clock distribution in microprocessors

This paper discusses the tradeoff between power and clock inaccuracy for high-frequency microprocessors. A new expression for the optimal tradeoff is used to analyze the impact of interconnects on the optimal design point for a simple clock distribution network. The result is that the impact is considerable and that the cost of deviating from the optimal structure is substantial.