Non-scan design for testability for synchronous sequential circuits based on conflict analysis | IEEE Conference Publication | IEEE Xplore