Evaluation of circuit approaches in partially depleted SOI-CMOS | IEEE Conference Publication | IEEE Xplore