Chip-level simulation for CDM failures in multi-power ICs | IEEE Conference Publication | IEEE Xplore