Comprehensive Study of ESD Design Window Scaling Down to 7nm Technology Node | IEEE Conference Publication | IEEE Xplore