Twofold state assignment for FPGA-based mealy FSMs

A method is proposed for decreasing hardware in FPGA-based Mealy FSMs. The method is based on partitioning the set of states by classes. Each state is encoded as an element of the set of states and as an element of some class. An example of synthesis is given, as well as results of investigations.