A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver | IEEE Journals & Magazine | IEEE Xplore