Pipelined modified Booth multiplication

A pipelined modified Booth multiplication is proposed to enhance the power performance ratio of 2's complement multiplication. The system architecture of the proposed scheme is catered for VLSI implementation. It is designed with the merit of low power consumption achieved by reducing the number of adders required. Only half of the adders are required compared with the traditional pipelined multiplier.