Research and implementation of a high speed test generation for ultra large scale combinational circuits | IEEE Conference Publication | IEEE Xplore