Optimization of conditions of Ta/sub 2/O/sub 5//rugged Si capacitor process applied to high-density DRAMs using sub-0.2 /spl mu/m process | IEEE Conference Publication | IEEE Xplore