High performance 50-nm physical gate length pMOSFETs by using low temperature activation by re-crystallization scheme

It is demonstrated that low temperature activation of the source/drain impurities, induced by the re-crystallization of an amorphous substrate layer, is effective for realization of scaled CMOS with abrupt junction profiles. Physical 50 nm gate length pFETs with high drive current and good short channel behaviour were obtained.